Differently from standard SRAM cells, the feedback loop, by controlling the gating device is configured to weaken the write contention.
In addition, storage node Q is fed back via feedback loop into a control node of the gating device.
