A pipelined superscalar processor comprises two or more pipelines that include decode, operand read, execute and writeback stages.
