Further, the test pattern generator provides the modified scan chain test input bit sequence to a device under test.
Consequently, test pattern design can be facilitated, and the efficiency of tests can be improved.
