Circuit components or units are clocked by and synchronized to a common system clock.
Adjacent stages of each cascade are clocked on opposite phases of the system clock signal.
