Embodiments of this invention relate to implementing bussed transactions between component(s) connected to a system bus.
A clock generator circuit generates an independent clock signal for each component connected to the system bus.
