The synthesizer receives a functional logic design and simulates a logic circuit.
Reduction information on the logic design is gathered based on the initial transient behavior.
