Each linked list is accessible by referring to its corresponding VCI.
The linked list is then provided to a hardware circuit for traversal.
