The present invention provides a processor with a polymorphic instruction set architecture.
The superscalar processor performs out of order processing on an instruction set.