Apparatus and method for performing hierarchical coding without utilizing a delay circuit arranged separately from a memory for storing images.
The delay circuit is used for both frequency and phase adjustments of the output clock.
