Pipelined log-Map decoder's architecture provides high-speed data throughout, one output per clock cycle.
The objective is to support flexible aggregation, to enhance DL data throughout, and to improve UL transmit power efficiency.
