Each demultiplexer may channel data output by at least one source amplifier to one of three columns of pixels.
A clock signal is then generated from the synchronized data output.
