These CLIW instructions may also control operations performed by the core processor exclusively.
An apparatus having a core processor and a plurality of cache memory banks is disclosed.
