In one embodiment, gating logic is controlled by a control register, a decoder, and flag registers.
The control means limits at least replace of a way other than the active way indicated by the control register.
