A content addressable memory (CAM) device having multiple index generators is described.
In alternative forms the content addressable memory can be implemented in VLSI.
